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Metal-oxide-semiconductor field-effect transistors on GaAs „111…A surface
with atomic-layer-deposited Al2O3 as gate dielectrics
M. Xu, Y. Q. Wu, O. Koybasi, T. Shen, and P. D. Yea兲
School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University,
West Lafayette, Indiana 47907, USA

共Received 3 April 2009; accepted 11 May 2009; published online 28 May 2009兲
GaAs inversion-mode metal-oxide-semiconductor field-effect transistors 共MOSFETs兲 with
atomic-layer-deposited Al2O3 as gate dielectrics are fabricated on 共111兲A and 共100兲 surfaces. With
the same channel length of 0.75 m, the maximum drain current of 15 mA/mm on n-channel
MOSFET is obtained on 共111兲A surface, in great contrast to only 1 A / mm on 共100兲 surface. For
p-channel MOSFETs, maximum drain currents of 0.17 mA/mm and 0.8 mA/mm are obtained on
共111兲A and 共100兲 surfaces, respectively. An empirical model is proposed to correlate the
experimental observation with the existing III-V MOS theories. © 2009 American Institute of
Physics. 关DOI: 10.1063/1.3147218兴
Silicon-based complementary metal-oxide-semiconductor 共CMOS兲 devices with traditional structures are approaching fundamental physical limits. Researchers are looking for
ways to continue the trend of scaling by using alternative
materials such as Ge and III-V compound semiconductors
that could out-perform Si-based CMOS. Recently, an increasing number of III-V metal-oxide-semiconductor fieldeffect transistor 共MOSFET兲 papers were published with high
indium concentration channels showing the promising onstate device performance.1–8 Fermi-level unpinning and
strong inversion is realized in In-rich InGaAs with different
gate dielectrics.9–11 However, GaAs MOSFETs with directly
deposited high-k dielectrics remain a big challenge, most
showing minuscule drain currents.12–14 Encouraging results
are obtained with silicon interfacial layer, in particular, with
saline passivation.15–17 GaAs is of great importance for scientific understanding of III-V interfaces and also practical
applications due to its high electron mobility, high saturation
velocity, and wide bandgap. GaAs MOS devices can be used
as a sensitive test bed for all dielectric techniques. The passivation technique developed on GaAs can naturally be applied to InGaAs or other III-V semiconductors.
In this letter, we systematically study the electrical properties of inversion-mode n-channel MOSFETs 共NMOSFETs兲
and p-channel MOSFETs 共PMOSFETs兲 on both GaAs
共111兲A and 共100兲 surfaces with atomic-layer deposited
共ALD兲 Al2O3 as gate dielectrics. 共111兲A is a pure Ga polar
surface in contrast to 共100兲 Ga–As nonpolar surface. The
device work confirms that Fermi-level of GaAs 共111兲A surface is unpinned at the midgap with direct ALD Al2O3. The
results obtained on GaAs 共111兲A surface are astonishingly
different from those on GaAs 共100兲 surface. An empirical
model based on trap neutral level is proposed to correlate the
experimental observation with the existing III-V MOS theories.
MOSFET fabrication starts with 2 in. semi-insulating
GaAs 共111兲A or 共100兲 substrates. After surface degreasing
and ammonia-based native oxide etching, the wafers were
transferred via room ambient to an ASM F-120 ALD reactor.
a兲
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A 30 nm thick Al2O3 layer was deposited at a substrate temperature of 300 ° C as an encapsulation layer. Source and
drain regions were selectively implanted with Si for NMOSFETs and Zn for PMOSFETs with the same dose of 5
⫻ 1014 cm−2 at 40 keV through the 30 nm thick Al2O3 layer.
Implantation activation was achieved by rapid thermal anneal 共RTA兲 at 820 ° C for 15 s in nitrogen ambient for
NMOSFETs and at 750 ° C for 15 s for PMOSFETs. An
8 nm Al2O3 film was regrown by ALD after removing the
encapsulation layer by buffered oxide etch 共BOE兲 solution
and soaked in ammonia sulfide for 10 min for surface preparation. After 600 ° C postdeposition anneal 共PDA兲 in N2 ambient, the source and drain Ohmic contacts were made by an
electron beam evaporation of a combination of AuGe/Ni/Au
for NMOSFETs or Pt/Ti/Pt/Au for PMOSFETs and a lift-off
process, followed by a RTA process at 400 ° C for 30 s also
in a N2 ambient. The gate electrode was defined by electron
beam evaporation of Ni/Au and a lift-off process. It was
found during the process that GaAs 共111兲A surface is more
hydrophilic as In-rich InGaAs surface; GaAs 共100兲 surface is
more hydrophobic. Hydrophilic surface is believed to be favorable for ALD two-dimensional growth and good interface
properties.18
The fabricated MOSFETs have a nominal channel length
varying from 0.75 to 40 m and a gate width of 100 m. A
Keithley 4200 was used for MOSFET output characteristics.
The full conductance measurement was carried out using an
HP4284A precision LCR meter with frequencies varying
from 100 Hz to 1 MHz. For the above process, the contact
resistance on 共111兲A surface is 0.28 ⍀ mm for NMOSFET
and 3.3 ⍀ mm for PMOSFET, and the sheet resistance is
180 ⍀ / sq for Si implanted n-type area and 4900 ⍀ / sq for
Zn implanted p-type area. The contact resistance on 共100兲
surface is 0.43 ⍀ mm for NMOSFET and 46.8 ⍀ mm for
PMOSFET, and the sheet resistance is 550 ⍀ / sq for Si implanted n-type area and 30150 ⍀ / sq for Zn implanted
p-type area. All these values are determined by the transmission line model method. Due to relatively larger lattice spacing on 共111兲A crystal plane, the contact resistance and sheet
resistance obtained on 共111兲A are better than those on 共100兲
under the same implantation and activation conditions.
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FIG. 1. I-V characteristics of a NMOSFET and a PMOSFET with 8 nm
Al2O3 as gate dielectric.

The drain current in an inversion-mode MOSFET is the
detrimental tester for Fermi-level pinning or unpinning. Figure 1 shows the well-behaved I-V characteristics of both
NMOSFET and PMOSFET on GaAs 共111兲A with channel
length of 0.75 m. The maximum inversion drain current is
15 mA/mm for NMOSFET, which is among the highest values in inversion-mode GaAs MOSFETs with directly deposited oxides.12–14 We ascribe the short-channel-effect like low
output conductance on the 0.75 m NMOSFET to lateral
interdiffusion of Si dopant implanted at source/drain regions
and activated at 820 ° C. It is significantly improved at channel length ⱖ2 m 共not shown兲. The simple MEDICI simulation shows that only 0.2 pA/mm drain current is expected
even without accounting interface traps if the Fermi-level is
pinned at the midgap of GaAs with 0.75 m channel length
and Vds = 2 V. From the simulation, Fermi-level in the channel region must be less than 0.05 eV near the conduction
band minimum 共CBM兲 for drain current of 15 mA/mm due
to nearly two orders of magnitude lower effective density of
states at CBM in GaAs than Si. The drain current for PMOSFET is 0.17 mA/mm, which is about two orders of magnitude lower than that for NMOSFET. However, it is not so
surprising if we consider the hole mobility in bulk GaAs is
20 times smaller than the electron mobility. The contact resistance on fabricated PMOSFET is 3.3 ⍀ mm, which is
also one order of magnitude higher than 0.28 ⍀ mm on
NMOSFET.
The conductance method is widely used to quantitatively
evaluate interface trap states within the semiconductor bandgap. At any given frequency of ac gate voltage, the energy
loss from charge trapping and detrapping at Al2O3 / GaAs
interface states depends both on the speed of response of
interface traps and on the interface trap density near the
Fermi level at GaAs surface. The energy loss, measured as
an equivalent parallel conductance G, has its maximum when
the energy level of the trap states is aligned with the GaAs
surface Fermi level. The full G /  − Vg − f measurement is
developed by utilizing the location of the normalized conductance peaks to illustrate the Fermi-level movement at the
Al2O3 / GaAs interface, because the measured frequency is
transformable to the detected trap energy level and Fermi
level in the bandgap.19 Figure 2 shows an ensemble of
G /  − Vg measurements at 30 different frequencies between

FIG. 2. G /  − Vg − f plot measured on the same NMOSFET clearly showing
the Fermi-level movement at inversion region with the gate bias. The dashed
white line is guide to the eyes.

100 Hz and 1 MHz on the same 0.75 m GaAs 共111兲A
NMOSFET. The dashed white line illustrates the Fermi-level
movement versus gate bias within GaAs bandgap at the
Al2O3 / GaAs interface. The conductance peaks are from the
inverted minority carriers 共electrons for NMOSFETs兲. No
conductance peaks from majority carriers are observed since
it is fabricated on semi-insulating substrates. Tracing by the
conductance peak, Fermi-level is clearly moved by changing
the gate bias. The interface trap density Dit of ⬃2
⫻ 1012 cm2 eV is determined at upper half bandgap of GaAs
共111兲A from the measured magnitude of conductance peaks.
Similar Fermi-level movement from tracing the conductance
peaks is also observed on PMOSFETs where the energy loss
is from trapping and detrapping of minority carrier holes 共not
shown兲.
Surprisingly, NMOSFETs processed at the same time on
GaAs 共100兲 substrates with the same gate length and oxide
thickness have the maximum drain current of only
⬃1 A / mm. Meanwhile, PMOSFETs on GaAs 共100兲 have
the maximum drain current of 0.8 mA/mm, a factor of five
larger than that on GaAs 共111兲A. All these seemingly randomly distributed experimental results are well explained by
the following proposed empirical model as shown in Fig. 3.
It is based on the unified disorder induced gap state 共DIGS兲
model proposed by Hasegawa and Ohno20 in 1986, which
explains the striking correlation between the energy location
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FIG. 3. Empirical model after Refs. 20–22. 0.75 eV is associated with a
missing anion due to Ga 共111兲A surface; 0.5 eV is associated with a missing
cation, which is the case most likely for 共100兲 or 共110兲 共Ref. 22兲. The
minimum Dit and U-shape curvature depends on processing conditions,
while the location of E0 remains constant for each semiconductor with the
same crystal facet.
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Emin for the minimum interface state density at the insulatorsemiconductor interface and the Fermi-level pinning position
Epin of the metal-semiconductor interface. The central concept is that there is an energy level called trap neutral level
E0 at the high-k / GaAs interface,21 above which the trap
states are of acceptor type or electron traps and below which
are of donor type or hole traps. E0 is at the same or similar
energy level as Emin, Epin, and EHO in Ref. 20. By photoemission and other experiments, Spicer et al.22 discovered that
Epin in GaAs is 0.75 and 0.5 eV above the valence band
maximum 共VBM兲. The first energy given is associated with a
missing anion 共As兲 and the second with a missing cation
共Ga兲. Ignoring the complications of surface reconstructions,
GaAs 共111兲A surface is a Ga-terminated polar surface, which
can be regarded as a missing anion 共As兲 surface with E0
= 0.75 eV above VBM.22,23 GaAs 共100兲 is a Ga-As terminated nonpolar surface which might be more related with
missing cations with E0 = 0.5 eV above VBM, as shown in
Fig. 3. The drain current strongly depends on the energy
separation between E0 and CBM for NMOSFET or VBM for
PMOSFET. With the measured near midgap interface trap
density Dit of 2 ⫻ 1012 cm2 eV, the less the separation is, the
less traps are filled in to prevent further Fermi-level movement for strong inversion, the more inversion charge and
drain current can be achieved.21 This model explains why
NMOSFET on GaAs 共111兲A outperforms that on 共100兲, and
PMOSFET on GaAs 共100兲 outperforms that on 共111兲A. It
also explains why the frequency dispersion in accumulation
is much better for PMOS capacitors than for NMOS capacitors on 共100兲 and why it is similar on 共111兲A 共not shown兲.
In conclusion, GaAs inversion-mode MOSFETs with
ALD Al2O3 as gate dielectrics are fabricated on 共111兲A and
共100兲 surfaces. Maximum drain current of 15 mA/mm is obtained on GaAs 共111兲A NMOSFET with the channel length
of 0.75 m. The original surface condition and the chemical
based surface preparation before the dielectric deposition is
the key to realize the unpinning of the Fermi level on GaAs.
For example, Fermi level on GaAs 共100兲 with SiH4 passivation has recently been demonstrated unpinned.16,17 Even the
large discrepancy of 1 A / mm drain current reported in this
Letter and 4.5 mA/mm reported in Ref. 14 on GaAs 共100兲
NMOSFETs using the same directly ALD Al2O3 as gate dielectrics could be related with some detailed difference on
surface chemistry and process. Fermi-level pinning at the
midgap of GaAs as proposed by the unified defect model22
can be overcome by the appropriate surface preparation and
the right dielectric deposition technique. More systematic
studies on GaAs 共111兲B, 共110兲, and 共100兲 surfaces are ongoing for more conclusive experimental evidences. After
submission of this manuscript, we became aware of the theoretical work with more accurate description of the related
model.24
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